



UNITED STATES PATENT AND TRADEMARK OFFICE

91
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|-------------|----------------------|---------------------|------------------|
| 09/931,574 | 08/16/2001 | Rodrigo Cordero | S1022/8733 | 2206 |

23628 7590 09/01/2006

WOLF GREENFIELD & SACKS, PC
FEDERAL RESERVE PLAZA
600 ATLANTIC AVENUE
BOSTON, MA 02210-2206

| EXAMINER |
|----------|
|----------|

MANOSKEY, JOSEPH D

| ART UNIT | PAPER NUMBER |
|----------|--------------|
|----------|--------------|

2113

DATE MAILED: 09/01/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/931,574

Applicant(s)

CORDERO, RODRIGO

Examiner

Joseph D. Manoskey

Art Unit

2113

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 21 August 2006.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1 and 5-12 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1 and 5-12 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 26 December 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☐ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1 and 5-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Higuchi et al., Japanese Patent JP 04292018 A, hereinafter referred to as "Higuchi", in view of Erickson et al., U.S. Patent 5,598,424, hereinafter referred to as "Erickson et al".

3. An English abstract and a full English translation were provided along with JP 04292018 A in previous Office Actions, references to these three documents will be collectively referred to as "Higuchi".

4. Referring to claim 1, Higuchi teaches a CRC circuit for checking errors based on polynomials, interpreted as mathematical functions (See Fig. 1 and 2, and abstract). Higuchi discloses a circuit with an input stage that receives input data and feedback data (See Fig. 1 and 2). Also disclosed is a plurality of flip-flops, this is interpreted collectively as a register, to store data at input nodes and to selectively supply feedback

to the input stage (See Fig. 1 and 2, and abstract). Higuchi teaches the circuit having selectors, also known as multiplexing circuitry, that for both routing the feedback to the data input and for connecting the error circuitry to perform variable CRC checks (See Fig. 1 and 2, and abstract).

Higuchi also teaches the register being composed of flip-flops, this is interpreted as a plurality of delay elements, each being capable of holding one bit (See Fig. 1 and 2, and abstract). Higuchi discloses a first data input node and a selectable input node at every flip-flop of the register (See Fig. 1 and 2). Higuchi teaches the multiplexing circuitry arranged to selectively connect an incoming data signal from the input stage to said data input nodes of the register (See Fig. 1 and 2, and abstract).

Higuchi teaches the $n:1$ selector (40) providing a signal to all the flip-flops (12), this is interpreted as wherein said multiplexing circuitry comprises a multiplexor arranged to supply a common term signal to a plurality of said data input nodes (See Fig. 2 and paragraph 0012).

Higuchi does not teach the multiplexing circuitry also inputting a zero signal to the data input node, however Higuchi does disclose the multiplexing circuitry selecting between output of the previous flip-flop and the input signal XORed with the output of the previous flip-flop. This arrangement provides the same result for the same purpose as the claimed arrangement. Erickson teaches error detection using polynomials. Erickson discloses multiplexing circuitry that selects between an input signal and a zero signal to be connected to the input signal of the register (See Fig. 6 and Col. 8, lines 54-60). It would have been obvious to one of ordinary skill in the art at the time of the

Art Unit: 2113

invention to use the multiplexing circuitry of Erickson in place of the multiplexing circuitry Higuchi. This would have been obvious to one of ordinary skill in the art at the time of the invention to do this because the two circuits are functional the same providing same result for the same purpose.

5. Referring to claims 5-7, Higuchi and Erickson discloses all the limitations (See rejection of claims 1-4) including the multiplexing circuitry having combinatorial logic for combining the incoming data with a feedback signal from the register. Higuchi teaches the use of a XOR gate for combining the signals (See Fig. 1 and 2, and abstract).

Higuchi teaches the combinatorial and multiplexing circuitry having two stages, one that controls the feedback to the initial data input and a second one that controls the input data going to the remainder of the flip-flops of the register (See Fig. 1 and 2, and abstract).

6. Referring to claim 8 Higuchi and Erickson teach all the limitations (See rejection of claim 7), including a multiplexor select signal that indicates the mathematical function to be used is being supplied to both stages. Higuchi teaches a decoder that has a select line to the multiplexors that is used to generate the CRC function (See Fig. 1 and 2, and abstract).

7. Referring to claims 9 and 11, Higuchi and Erickson teach all the limitations (See rejection of claim 1) including the circuitry have 1 to n stages, this is interpreted to

Art Unit: 2113

include a 16-bit and 32-bit CRC generator polynomials (See Higuchi, Fig. 1 and paragraph 0009 on page 4 of translation).

8. Referring to claim 10, Higuchi and Erickson teach all the limitations (See rejection of claim 1) including transmitting data, this is interpreted as digital video data stream (See Higuchi, paragraph 0001 on page 2 of translation).

9. Referring to claim 12, Higuchi teaches a circuit that provides the method of checking an inputted bits stream for errors using a CRC function (See abstract). An input stage receives the incoming bit stream. A plurality flip-flops form a register that receive a plurality of input signal that are can select to receive the input signal and generate a plurality of feedback signals (See Fig. 1 and 2). Higuchi also discloses the being able to connect the feedback signal to the input stage to perform an error check based on a CRC polynomial, which is interpreted as a mathematical function (See Fig. 1 and 2, and abstract). Higuchi teaches the CRC circuit being variable and thus can be rearranged to perform a second different CRC function (See abstract).

Higuchi teaches the n:1 selector (40) providing a signal to all the flip-flops (12), this is interpreted as wherein said multiplexing circuitry comprises a multiplexor arranged to supply a common term signal to a plurality of said data input nodes (See Fig. 2 and paragraph 0012).

Higuchi does not teach wherein said step of supplying said plurality of input signals is performed using the multiplexing circuitry also inputting a zero signal to the

Art Unit: 2113

data input node, however Higuchi does disclose the multiplexing circuitry selecting between output of the previous flip-flop and the input signal XORed with the output of the previous flip-flop. This arrangement provides the same result for the same purpose as the claimed arrangement. Erickson teaches error detection using polynomials.

Erickson discloses multiplexing circuitry that selects between an input signal and a zero signal to be connected to the input signal of the register (See Fig. 6 and Col. 8, lines 54-60). It would have been obvious to one of ordinary skill in the art at the time of the invention to use the multiplexing circuitry of Erickson in place of the multiplexing circuitry Higuchi. This would have been obvious to one of ordinary skill in the art at the time of the invention to do this because the two circuits are functional the same providing same result for the same purpose.

Response to Argument

10. Applicant's arguments filed 11 June 2006 have been fully considered but they are not persuasive. Applicant argues that the prior art does not teach "wherein the multiplexing circuitry comprises a multiplexor arranged to supply a common term signal to a plurality of said data input nodes." The Examiner respectfully disagrees. Higuchi teaches the n:1 selector (40) providing a signal to all the flip-flops (12), this is interpreted as wherein said multiplexing circuitry comprises a multiplexor arranged to supply a common term signal to a plurality of said data input nodes (See Fig. 2 and paragraph 0012).

Applicant also argues there is no motivation to combine the Higuchi and Erickson references. The Examiner respectfully disagrees. It would have been obvious to one of ordinary skill in the art at the time of the invention to use the multiplexing circuitry of Erickson in place of the multiplexing circuitry Higuchi. This would have been obvious to one of ordinary skill in the art at the time of the invention to do this because the two circuits are functional the same providing same result for the same purpose.

Conclusion


11. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Joseph D. Manoskey whose telephone number is (571) 272-3648. The examiner can normally be reached on Mon.-Fri. (7:30am to 4pm).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Beausoliel can be reached on (571) 272-3645. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2113

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

JDM
August 31, 2006


ROBERT BEAUSOLIEL
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100